ceres-sees-all/qmk
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions 2

Update STM32F446 default HSE to 8MHz (#25717)

Browse source
This commit is contained in:
Joel Challis 2025-10-13 06:40:45 +01:00 • committed by GitHub
parent 08405df150
commit f4068dbfb0
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
12 changed files with 71 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

1
platforms/chibios/boards/GENERIC_STM32_F446XE/configs/board.h
View file

@ -15,7 +15,6 @@
*/
#pragma once
#define STM32_HSECLK 16000000
// The following is required to disable the pull-down on PA9, when PA9 is used for the keyboard matrix:
#define BOARD_OTG_NOVBUSSENS

1
platforms/chibios/boards/GENERIC_STM32_F446XE/configs/config.h
View file

@ -13,6 +13,7 @@
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#pragma once
#ifndef EARLY_INIT_PERFORM_BOOTLOADER_JUMP
# define EARLY_INIT_PERFORM_BOOTLOADER_JUMP TRUE

4
platforms/chibios/boards/GENERIC_STM32_F446XE/configs/mcuconf.h
View file

@ -48,7 +48,7 @@
#define STM32_CLOCK48_REQUIRED TRUE
#define STM32_SW STM32_SW_PLL
#define STM32_PLLSRC STM32_PLLSRC_HSE
#define STM32_PLLM_VALUE 8
#define STM32_PLLM_VALUE 4
#define STM32_PLLN_VALUE 180
#define STM32_PLLP_VALUE 2
#define STM32_PLLQ_VALUE 7
@ -58,7 +58,7 @@
#define STM32_PLLI2SP_VALUE 4
#define STM32_PLLI2SQ_VALUE 4
#define STM32_PLLSAIN_VALUE 192
#define STM32_PLLSAIM_VALUE 8
#define STM32_PLLSAIM_VALUE 4
#define STM32_PLLSAIP_VALUE 8
#define STM32_PLLSAIQ_VALUE 4
#define STM32_HPRE STM32_HPRE_DIV1